Quiz 3

(November 1st @ 5:30 pm)

PROBLEM 1 (30 PTS)

use ieee.std_logic_1164.all;

library ieee;

• Complete the timing diagram of the circuit whose VHDL description is shown below:

```
architecture xst of circ is
    signal qt: std_logic;


begin


    process (rstn, clk, a, b, x)
    begin
    if rstn = '0' then
        qt <= '0';
    elsif (clk'event and clk = '1') then
        if x = '0' then
            qt <= a xnor b;
        end if;
    end process;
    q <= qt;

end xst;</pre>
```

PROBLEM 2 (30 PTS)


• Complete the timing diagram of the following state machine:






PROBLEM 3 (40 PTS)

• Complete the timing diagram of the following circuit:





1